在计算机处理器中发出指令的方法以及计算机处理器

Speculative instruction issue in a simultaneously multithreaded processor and computer processer

Abstract

在能够同时处理多个指令线程的微处理器中优化吞吐量的方法。在输入缓冲器和微处理器流水线之间提供一个指令发出逻辑。该指令发出逻辑根据一个概率预测性地发出来自给定线程的指令,该概率是当该指令达到流水线中需要操作数的一级时将能得到这些操作数的概率。如果当前的流水线状态表明有大的概率该指令将需要拖延在一个共享资源中以等待操作数,则该指令的发出被封锁。根据当前流水线状态一旦指令将会拖延的概率低于某一阈值,该指令将被允许发出。

Claims

Description

Topics

Download Full PDF Version (Non-Commercial Use)

Patent Citations (5)

    Publication numberPublication dateAssigneeTitle
    US-5193156-AMarch 09, 1993Mitsubishi Denki Kabushiki KaishaData processor with pipeline which disables exception processing for non-taken branches
    US-5872947-AFebruary 16, 1999Advanced Micro Devices, Inc.Instruction classification circuit configured to classify instructions into a plurality of instruction types prior to decoding said instructions
    US-5909566-AJune 01, 1999Texas Instruments IncorporatedMicroprocessor circuits, systems, and methods for speculatively executing an instruction using its most recently used data while concurrently prefetching data for the instruction
    US-6442678-B1August 27, 2002Intel CorporationMethod and apparatus for providing data to a processor pipeline
    WO-0250667-A2June 27, 2002Intel Corporation, Analog Devices, Inc.Ajustement de registre speculatif

NO-Patent Citations (0)

    Title

Cited By (0)

    Publication numberPublication dateAssigneeTitle